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Abstract. A new architecture suitable for an effective low power VLSI implementation of a large class of digital signal process-
ing algorithms is presented, which shows to be particularly well-adapted to fulfil the requirements of portable and autonomous
microsystems. Starting with the precise specifications of the application algorithms, an appropriate scheduling method is first
applied to optimize the data flow. The actual VLSI implementation is then performed, resorting to parameterized cell compilers
for the automatic generation of the primary modules. As an example, the implementation of an adaptive spectral sharpening
algorithm suitable for future all-digital hearing aids is discussed. The resulting silicon area is approximately 4 mm2 for a 1.2 m
CMOS process, and the estimated power consumption at a sampling rate of 8 kHz is about 4 mW at 5V (0.65 mW at 2V).
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11. Introduction
In the fields of telecommunications, hearing aids, and electronic
instrumentation, there is an important demand for new generations
of high performance portable applications. The requirements of
such applications are manifold, and can be expressed in terms of
improved functionalities, enhanced miniaturization, and reduced
power consumption to extend the system autonomy.
For flexibility and efficiency reasons, the signal processing facili-
ties to be incorporated are more and more realized digitally on ded-
icated ASICs. However, in order to achieve optimal solutions with
respect to the power consumption, the designs should be performed
coherently and carefully at all levels, including the algorithmic,
architectural, logical, and layout levels.
This paper proposes a contribution to the design and optimization
of low power VLSI architectures suitable for effective implemen-
tations of various digital signal processing (DSP) algorithms such
as FIR and IIR filters, adaptive filters, and Fourier transforms, with
a particular strength on the power consumption which should be
kept as low as possible.
The principles of the proposed architecture are discussed in Chap-
ter 2, whereas Chapter 3 presents the primary functional modules.
The design of these modules has been performed down to the lay-
out level to get a precise estimation of the achieved performance.
Hence, a set of functional modules has been developed, which,
when properly assembled and parameterized, provide an efficient
solution for the ASIC implementation of a broad variety of digital
filtering algorithms.
Finally, Chapter 4 presents an application example for an adaptive
spectral sharpening algorithm for digital hearing aids.
2. Processor architecture
For digital CMOS circuits, the power consumption is known to be
essentially determined by the dynamic consumption, which can be
expressed as [1] :
P = f · Ceq · Vdd2 (EQ 1)
where f is the clock rate, Ceq the equivalent capacitance, and Vdd
the supply voltage of the considered circuit. All three quantities
should be kept as low as possible.
Substantial savings can be achieved with respect to the equivalent
capacitance Ceq by strictly limiting the processing activities to the
resources providing a direct contribution to the required computa-
tions. Hence, the next principles were applied :
a) Idle modules should be set into a power-saving STAND-BY
mode.
b) The processor architecture and modules should be organized in
a way to limit the overall data transfer to the strict minimum,
local data traffic being preferred versus global traffic.
c) Larger memories should be split into a set of smaller memo-
ries, where a single one is active at a time.
Also, the structural regularity of most DSP algorithms should be
utilized to simplify both the scheduling and the hardware imple-
mentation.
Finally, there is a global trade-off to be determined between f, Ceq,
and Vdd in order to obtain the optimal power consumption. Indeed,
reducing the supply voltage lowers the maximum achievable clock
rate due to the increased signal propagation delay. Hence, in order
to cope with the required computation throughput, it is usually nec-
essary to extend the parallelism of the architecture [2], which in
turn will have an effect on the equivalent capacitance! In this con-
text, the architecture should be flexible enough to let the degree of
parallelism be best fitted to the considered application.
2.1  Proposed solution
The data flow of most DSP algorithms features a sequential access
to the data (e.g. filter coefficients and state variables), and it is
therefore possible to recourse to sequential memories for the data
storage. This solution drastically simplifies the data address com-
putation and decoding, and the signal data updating required at
each sampling period is merely achieved by virtual data shifts.
This concept can also be applied to more complex algorithms such
as adaptive filters and Fourier transforms, adjusting the memory
addressing scheme when required.
2Moreover, a serial-parallel arithmetic has been chosen for the real-
ization of the arithmetic unit, since it provides a processing rate
which is high enough for most filtering applications in the audio
domain (sampling rates in the range of 10 to 50 kHz), while keep-
ing the implementation complexity at an appropriate level.
Finally, the scheduling has been hierarchically organized to limit
the processing rate of each module to the strict minimum [3].
3. Realization
The main functional modules of the proposed architecture to be
discussed are the sequential memory, the arithmetic unit, and the
sequencer.
3.1  Sequentially accessed memory
Basically, sequential memories can be realized either using shift
register banks, or using arrays of memory cells, in which case all
cells of a given row are simultaneously addressed by a sequential
register. Contrary to the first solution, the second one does not
require any global data movement.
Comparing both solutions, one observes that for higher storage
capacities (number of words · number of bits/word), sequential
array memories are more efficient with respect to area and power
consumption [4]. Conversely, shift register banks are more eco-
nomic for small memory sizes.
3.1.1  Sequential addressing scheme
The classical memory addressing scheme relies on a binary counter
followed by an address decoder. For sequential memories, a better
solution from an area and power consumption point of view con-
sists in using a shift register which is directly embedded in the
memory structure. Figure 1 shows the principle of the retained
solution, which was further refined to avoid any addressing conflict
by ensuring that a single data row is selected at a time [4].
3.2  Arithmetic unit
The scalar product is certainly one of the most fundamental opera-
tions in digital signal processing. Accordingly, the arithmetic unit
was optimized for this purpose.
The filter coefficients are handled using Booth's recoding scheme
to reduce at least by a factor of two the number of relevant partial
products occurring in a multiplication. The chosen solution pro-
vides a recoding of two bits at a time, with a coding overlap of one
bit [5].
The resulting arithmetic unit illustrated in Figure 2 computes scalar
products in full precision and was extensively pipelined to increase
the throughput (for instance the multiplication of two 20 bit num-
bers is performed in 6 clock cycles) [4]. The number of memory
accesses was also minimized.
3.3  Sequencer
The sequencer was designed to support a hierarchical scheduling in
order to minimize the processing rate of all resources. The
sequencer is realized as a ROM-based finite state machine [3, 9].
3.4  Performance evaluation
The layout of the modules was designed in the COMPASS CAD
environment (1.2 m5V CMOS CMN12 process from VLSI Tech-
nology, Inc.). All modules can be automatically generated using
parameterized cell-compilers.
The main characteristics are summarized in Table 1 for the case
where all data (coefficients and state variables) are represented
with the same fixed point precision (Wc = Wd = W).
The indicated power consumption corresponds to typical (i.e.
mean) values achieved either from simulations based on a set of
random inputs, or from an estimation of the transition probability
of each electrical node.
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 TABLE 1. Main characteristics of the constituent
modules
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34. Application example
As an application example, the implementation of an adaptive
speech processing algorithm suitable for future all-digital hearing
aids will be discussed. The considered algorithm aims at improv-
ing the speech intelligibility/quality by spectral sharpening and can
be applied to perform either a noise reduction or a speech enhance-
ment by slightly modifying the structure [6].
In the sequel of the paper, the discussion will be focussed on the
spectral sharpening algorithm for noise reduction.
4.1  Spectral sharpening for noise reduction
Figure 3 presents the block diagram of the noise reduction algo-
rithm where the core of the algorithm is given by the adaptive
decorrelator together with the analysis and synthesis filters. In the
scope of this work, the elementary first-order highpass filter was
not considered for the VLSI implementation.
Figure 4 shows the signal flow graph of the core of the algorithm.
The upper part corresponds to the decorrelator which was realized
using an adaptive gradient lattice filter.
The decorrelator is characterized by a modular structure and a local
adaptation scheme where the output signals provided at each stage
are featuring a decreasing autocorrelation. The partial correlation
(Parcor) coefficients k1, ..., km generated in the decorrelator and
updated at each sampling interval are transferred to the analysis
and synthesis filters.
These filters are processing the speech signal to actually achieve
the spectral sharpening by applying an overall transfer function
H(z) = [1 - A(z/β)] / [1 - A(z/γ)] with (0 < β < γ < 1).
The required filter order is typically m = 8..10 for speech signals
sampled at 8 kHz. In this study, we have chosen m = 8.
4.2  Implementation specifications
An important issue to be taken into account at both algorithmic and
implementational levels are the nonlinear effects (overflow and
quantization) resulting from the finite precision data representa-
tion. These effects were thoroughly analyzed and simulated to
determine the minimum data wordlength and related scaling fac-
tors, to select the type of quantization operation to be used, and to
possibly simplify the division occurring in the decorrelator. A
companion paper presents this study in detail [7], and the obtained
results are summarized in Table 2.
In particular, the operations marked as ηacc and kacc in Figure 4
could be simplified. Indeed, the optimal value of the parameter η
shows to be insensitive to the input signal and is about ηopt 0.98,
which can be approximated by (1 - 2-6 - 2-8). Hence, the correspond-
ing product can be processed with only two additions.
Furthermore, the division occurring in kacc can be replaced by a
coarse division without any significant degradation of the output
signal [7]. This is achieved by approximating the power estimation
(divisor corresponding to ηacc) by a power of 2 and by shifting the
cross power (dividend at the input of kacc) accordingly [7].
Basically, four kind of operations should be performed for the exe-
cution of the algorithm: multiply and accumulate (mac), ηacc,
coarse division and accumulate (kacc), and the quantization.
We have chosen to implement the algorithm on time-multiplexed
resources. To achieve a sufficient computational throughput, the
mac and quantization operations are executed on two (identical)
arithmetic units to be implemented with the developed cell-genera-
tors, whereas the ηacc and kacc operators are realized separately
using a low power standard cell library.
Finally, six different types of resources are required for the imple-
mentation of the noise reduction algorithm, namely four computa-
tion operators (mac, ηacc, kacc and quantization), memories and
data buses.
4.3  Scheduling
Once the needed resources have been identified, the scheduling of
the algorithm can be performed. For this purpose, we used an
adapted version of the optimization technique known as “TABU
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 TABLE 2. Overall implementation specifications
(“mac” = multiply and accumulate)
4search” [8] which is particularly well suited for the scheduling of
DSP algorithms at the macro-cycle level (multiplication time).
In order to obtain a regular scheduling and to localize the data
transfers, one mac unit is bound with the operations of the decorre-
lator, whereas the other mac unit is bound with the analysis and
synthesis filters. The obtained scheduling has an iteration period of
48 macro-cycles with a computational load of 100 % for the first
mac, and of about 92 % for the second one.
The fine grain scheduling performed at the level of elementary
clock cycles, the resource allocation and the splitting of the memo-
ries into smaller units are currently made by hand. Finally, the
sequencer is designed accordingly.
4.4  Results
The different modules and the floorplan of the core of the noise
reduction algorithm were designed in the COMPASS CAD envi-
ronment for the 1.2 m 5 V CMN12 CMOS process from VLSI
Technology. The resulting silicon area is approximately 4 mm2.
The power consumption was estimated for Vdd = 5 V using
Table 1 together with complementary simulations for the special-
ized modules. As can be observed in Table 3, the major part of the
power consumption, which is about 4 mW at a sampling rate of
8 kHz, is absorbed by the multiplication operations.
Since the computational margin of the circuit is higher than 10, it is
possible to lower the supply voltage down to 2 V, and the power
consumption can be reduced by a factor of 6, resulting in
P 0.65 mW and Idd 0.33 mA. Further verifications should be per-
formed at that level.
5. Conclusion
This paper proposes a new architecture for the low power VLSI
implementation of DSP algorithms. This architecture is in particu-
lar intended to be used for portable and autonomous microsystems,
and was applied as an example to the implementation of a spectral
sharpening algorithm for digital hearing aids.
In the short term, the future extensions of the project will be
focussed on improving the data flow optimization (fine grain
scheduling, resource allocation), including an automated genera-
tion of the sequencer. It is further previewed to extend the module
library with several essential functionalities needed for the realiza-
tion of complete microsystems, i.e. other digital operators, AD /
DA converters, and mixed-mode modules.
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Resources Number of
proc.  cycles
Energy per
cycle ( in nJ )
Total energy
( in nJ )
Mac 16·16 bits 92 3.1 285
η acc 8 2.5 18
k acc 8 0.5 4
All memories – – 50
Sequencer – – 26
Data transfers – – 50
Control signals – – 24
TOTAL – – < 500
 TABLE 3. Power consumption estimation per
sampling interval (Vdd = 5 V)
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